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Introduction
Due to increasing interest in tensile-strained Si 1-y C y layers with enhanced electron and hole mobility [1, 2] , the HfO 2 gate dielectric can be used on SiC layers for high speed CMOS applications. It is known that tensile strainedSi layer using the misfit SiGe buffer layers suffers the Ge outdiffusion, threading defects, and leads to high cost and low yield [3] [4] [5] . As an alternative method, the substitutional incorporation of C in Si epitaxial layers can be used for growing the tensile-strained Si layers directly on a Si substrate, resulting the equivalent band alignment with the tensile strained-Si. Growth of ultrathin gate dielectric directly on SiC layers for high speed CMOS devices is challenging issue. High temperature (>900 o C) oxidation of Si 1-y C y layers shows the strain relaxation and C precipitation. To integrate the CMOS technology, high-k HfO 2 [6] [7] [8] [9] [10] can be used as an alternative gate dielectric on SiC layers. In this paper, we investigate the impact of Hf metal predeposition on the characteristics of HfO 2 films on p-Si and tensile-strained Si 0.9954 C 0.0046 alloy layers.
Experimental
A 40 nm-thick SiC (C=0.46%) alloy layers were deposited on p-Si substrate by UHVCVD system using the SiH 4 and CH 3 SiH 3 precursors. The high-resolution XRD shows the tensile strain in SiC film (Fig. 1 ). Prior to deposition of Hf metal or HfO 2 dielectrics, all wafers were cleaned by dipping in diluted HF solution to remove the native oxide and, to terminate the H on the surface. The HfO 2 /Hf stack gate dielectrics were deposited in-situ on Si and SiC films by rf magnetron sputtering system with the power of 200W (50W for Hf metal) at the Ar flow rate of 20 sccm for HfO 2 (15 sccm for Hf) film. First, the Hf metal was deposited on p-Si and tensile-strained SiC layers with the deposition time of 15s to 1min. Then, the HfO 2 films with the time of 2 mins were deposited on the Hf metal treated and untreated p-Si, and tensile-strained SiC layers. After that, all samples were annealed with the temperature of 600 o C in N 2 ambient for 5 mins. The Pt metal was used as a gate electrode with the area of 1.12x10 -4 cm 2 . The backside contact was done using the Al metal. The post metal annealing temperature was 400 o C using the forming gas, N 2 (90%)+H 2 (10%), for 30 mins.
Results and discussion
Fig . 2 shows the capacitance-voltage (C-V) characteristics of HfO 2 films with the Hf metal (1 min) on control Si and SiC layers. The accumulation capacitance decreases with increasing the measurement frequency, due to the series resistance effect. The capacitance equivalent thickness (CET) decreases with increasing the Hf metal predeposition time (Fig. 3) due to the Hf-rich silicate interfacial layer. It is observed that SiC sample shows the higher CET Fig. 6 The V fb shift versus temperature. The V fb is increasing with the temperature due to hot electron injected at the interface.
as compared to the control Si sample without Hf metal treatment, due to the oxygen rich interfacial layer and the C-related defects at the interface. It can be explained by the higher D it (Fig. 3 ) and leakage current (Fig. 4) . The interface is improved with the Hf deposition time, indicating that Hf predeposition time is very important for the high-k HfO 2 gate dielectric in CMOS technology.
It is noted that the leakage currents of control Si and SiC MOS capacitors with the Hf (1 min) metal predeposition are drastically decreased as compared to the capacitors without the Hf metal predeposition, due to the sub-oxide grown during HfO 2 deposition, because of the residual oxygen in the sputtering chamber (Fig. 4) . The residual oxygen can penetrate into the substrate as a O radicals during deposition of HfO 2 film, and can make a SiO x thick layer. During this process, Si or C atom can be outdiffused to the semiconductor surface, resulting the contaminate interface, and increasing the unexpected leakage current and interface state density. However, HfO 2 film can be made by deposition of Hf metal. In this case, O radicals have a less chance to penetrate into the substrate because of the higher electronegativity of Hf metal. The inversion leakage current of SiC sample is slightly higher as compared to the control Si, due to the higher interface state density.
The V fb are found to be +0.77 V and -0.09V for control Si and SiC samples, respectively (Fig. 5) . The lower V fb of SiC sample as compared to control Si may be the lower conduction band edge in the SiC layers. The moderate hysteresis is observed for both the samples due to the improved interface by the Hf metal pretreatment. To investigate the V fb instability, the V fb is measured with the temperature range of 25 o C-125 o C (Fig. 6 ). The SiC sample shows the higher V fb shift as compared to the control Si sample due to the lower conduction band edge. The inversion leakage current is increased with increasing the temperature, which can be explained by the higher minority carrier generation from the substrate with temperature, and it can be injected through the interface. The inversion leakage current of SiC sample with the higher temperature is higher as compared to the control Si sample, due to the the lower conduction band edge. The SiC and Si samples show the low leakage current density by PVD Hf metal and HfO 2 stack gate dielectric technique (Fig. 7) .
Conclusions
A high quality HfO 2 film is deposited by sputtering system directly on SiC alloy layers using HfO 2 /Hf metal stack gate dielectric technique. The out diffusion of Si and C atoms can be prevented by predeposition of Hf metal properly controlled. The electrical properties such as CET, D it and leakage current for both the control Si and tensilestrained SiC layers are significantly improved by the stack gate dielectric technique.
